



RESEARCH
PRODUCTS
INSIDE DELPHION

My Account | Products
Search: Quick/Number Boolean Advanced

The Delphion Integrated View

Get Now: ☒ PDF | [More choices...](#)
Tools: Add to Work File: Create new V

View: [INPADOC](#) | Jump to: Go to: [Derwent...](#)
☐ E

Title: JP8335621A2: METHOD AND APPARATUS FOR INVERTING AND HOUSING SEMICONDUCTOR CHIPS

Country: JP Japan
Kind: A

Inventor: MARUYAMA DAISUKE;

Assignee: SEIKO EPSON CORP
[News, Profiles, Stocks and More about this company](#)

Published / Filed: 1996-12-17 / 1995-06-06

Application Number: JP1995000139538

IPC Code: H01L 21/68;

Priority Number: 1995-06-06 JP1995000139538



Abstract:

PURPOSE: To invert all various chips in a tray and perfectly house them in a pocket by putting a first pocket of a first chip housing vessel above a second pocket of an empty second chip housing vessel face to face, slightly offsetting both pockets and rotating them to move the chips into the second pocket.

CONSTITUTION: A first tray which houses IC chips 1 is fixed by vacuum suction to a tray fixing table 3, thereby holding it on a stage 4. Second empty tray is similarly fixed to a tray fixing table 6, thereby holding it on a stage 7. The stop position of the horizontally movable stage 4 is adjusted to put a first picket 8 on a second pocket 9, this stage 4 is moved slightly to the right from the long side of the pocket to slightly shift the center of one pocket from that of the other. The entire is rotated 180deg. clockwise to house the chips 1 in the pocket 9 such that they run on to the pocket edge of the tray 5.

COPYRIGHT: (C)1996,JPO

Family:

None

Other Abstract Info:

DERABS G97-097450 DERG97-097450



[this for the Gallery...](#)



[Nominate](#)